 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 73B CY7C1371B CY7C1373B 512K x 36/1M x 18 Flow-Thru SRAM with NoBLTM Architecture Features * Pin compatible and functionally equivalent to ZBT devices * Supports 117-MHz bus operations with zero wait states -- Data is transferred on every clock * Internally self-timed output buffer control to eliminate the need to use asynchronous OE * Registered inputs for flow-thru operation * Byte Write capability * Common I/O architecture * Fast clock-to-output times -- 7.5 ns (for 117-MHz device) -- 8.5 ns (for 100-MHz device) * * * * * * * * -- 10.0ns (for 83-MHz device) Single 3.3V -5% and +10% power supply VDD Separate VDDQ for 3.3V or 2.5V I/O Clock enable (CEN) pin to suspend operation Synchronous self-timed writes Available in 100 TQFP and 119 BGA packages Burst capability - linear or interleaved burst order JTAG boundary scan for BGA packaging version Automatic power down available using ZZ mode or CE deselect Functional Description The CY7C1371B/CY7C1373B is 3.3V, 512K x 36 and 1M x 18 synchronous flow-thru burst SRAMs, respectively designed to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1371B/ CY7C1373B is equipped with the advanced No Bus LatencyTM (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write/Read transitions.The CY7C1371B/CY7C1373B is pin compatible and functionally equivalent to ZBT devices. All synchronous inputs pass through input registers controlled by the rising edge of the clock.The clock input is qualified by the Clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 7.5 ns (117-MHz device). Write operations are controlled by the byte Write Selects (BWSa,b,c,d for CY7C1371B and BWSa,b for CY7C1373B) and a Write enable (WE) input. All writes are conducted with on-chip synchronous self-timed Write circuitry. ZZ may be tied to LOW if it is not used. Synchronous Chip enables (CE1, CE2, CE3 on the TQFP, CE1 on the BGA) and an asynchronous Output enable (OE) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a Write sequence. D CE Data-In REG. Q Logic Block Diagram CLK ADV/LD Ax CEN CE 1 CE2 CE3 WE BWSx Mode Control and Write Logic 256K X 36/ 512K X 18 Memory Array AX DQX CY7C1371 X = 18:0 CY7C1373 X = 19:0 DQx DPx X= a, b, c, d X = a, b DPX X = a, b, c, d X = a, b BWSX X = a, b, c, d X = a, b OE Selection Guide Maximum Access Time Maximum Operating Current Maximum CMOS Standby Current 117 MHz 7.5 250 20 100 MHz 8.5 225 20 83 MHz 10.0 185 20 Unit ns mA mA Cypress Semiconductor Corporation Document #: 38-05198 Rev. ** * 3901 North First Street * San Jose * CA 95134 * 408-943-2600 Revised February 4, 2002 CY7C1371B CY7C1373B Pin Configurations 100-pin TQFP Packages A A CE1 CE2 BWSd BWSc BWSb BWSa CE3 VDD VSS CLK WE CEN OE ADV/LD A A A A CE1 CE2 NC NC BWSb BWSa CE3 VDD VSS CLK WE CEN OE ADV/LD A A NC DPb NC DQb DQb NC VDDQ VDDQ VSS VSS NC DQb DQb NC DQb DQb DQb DQb VSS VSS VDDQ V DDQ A A 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 DPc DQc DQc VDDQ VSS DQc DQc DQc DQc VSS VDDQ DQc DQc NC VDD NC VSS DQd DQd VDDQ VSS DQd DQd DQd DQd VSS VDDQ DQd DQd DPd 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 DQb DQb DQb DQb VSS NC VDD NC NC VDD VSS ZZ DQb DQa DQa DQb VDDQ VDDQ VSS VSS DQa DQb DQa DQb DQa DPb DQa NC VSS VSS VDDQ VDDQ DQa NC DQa NC NC DPa 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 A A 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 A NC NC VDDQ VSS NC DPa DQa DQa VSS VDDQ DQa DQa VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa NC NC VSS VDDQ NC NC NC CY7C1371B (512K x 36) 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 CY7C1373B (1M x 18) 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 MODE A A A A A1 A0 DNU DNU VSS VDD DNU DNU A A A A A A A MODE A A A A A1 A0 DNU DNU VSS VDD DNU DNU A A A A A A Document #: 38-05198 Rev. ** Page 2 of 26 A 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 CY7C1371B CY7C1373B Pin Configurations (continued) 119-ball BGA CY7C1371B (512K x 36) - 7 x 17 BGA 1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQc DQc VDDQ DQc DQc VDDQ DQd DQd VDDQ DQd DQd NC NC VDDQ 2 A CE2 A DPc DQc DQc DQc DQc VDD DQd DQd DQd DQd DPd A 64M TMS 3 A A A VSS VSS VSS BWSc VSS NC VSS BWSd VSS VSS VSS MODE A TDI 4 A ADV/LD VDD NC CE1 OE A WE VDD CLK NC CEN A1 A0 VDD A TCK 5 A A A VSS VSS VSS BWSb VSS NC VSS BWSa VSS VSS VSS NC A TDO 6 A CE3 A DPb DQb DQb DQb DQb VDD DQa DQa DQa DQa DPa A 32M NC 7 VDDQ NC NC DQb DQb VDDQ DQb DQb VDDQ DQa DQa VDDQ DQa DQa NC ZZ VDDQ CY7C1373B (1M x 18) - 7 x 17 BGA 1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQb NC VDDQ NC DQb VDDQ NC DQb VDDQ DQb NC NC 64M VDDQ 2 A CE2 A NC DQb NC DQb NC VDD DQb NC DQb NC DPb A A TMS 3 A A A VSS VSS VSS BWSb VSS NC VSS VSS VSS VSS VSS MODE A TDI 4 A ADV/LD VDD NC CE1 OE A WE VDD CLK NC CEN A1 A0 VDD 32M TCK 5 A A A VSS VSS VSS VSS VSS NC VSS BWSa VSS VSS VSS NC A TDO 6 A CE3 A DPa NC DQa NC DQa VDD NC DQa NC DQa NC A A NC 7 VDDQ NC NC NC DQa VDDQ DQa NC VDDQ DQa NC VDDQ NC DQa NC ZZ VDDQ Document #: 38-05198 Rev. ** Page 3 of 26 CY7C1371B CY7C1373B Pin Configurations (continued) 165-ball Bump FBGA CY7C1371B (512K x 36) - 11 x 15 FBGA 1 A B C D E F G H J K L M N P R NC NC DPc DQc DQc DQc DQc NC DQd DQd DQd DQd DPd NC MODE 2 A A NC DQc DQc DQc DQc VDD DQd DQd DQd DQd NC 64M 32M 3 CE1 CE2 VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 4 BWSc BWSd VSS VDD VDD VDD VDD VDD VDD VDD VDD VDD VSS A A 5 BWSb BWSa VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC TDI TMS 6 CE3 CLK VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC A1 A0 7 CEN WE VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC TDO TCK 8 ADV/LD OE VSS VDD VDD VDD VDD VDD VDD VDD VDD VDD VSS A A 9 A A VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 10 A A NC DQb DQb DQb DQb NC DQa DQa DQa DQa NC A A 11 NC 128M DPb DQb DQb DQb DQb ZZ DQa DQa DQa DQa DPa NC A CY7C1373B (1M x 18) - 11 x 15 FBGA 1 A B C D E F G H J K L M N P R NC NC NC NC NC NC NC NC DQb DQb DQb DQb DPb NC MODE 2 A A NC DQb DQb DQb DQb VDD NC NC NC NC NC 64M 32M 3 CE1 CE2 VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 4 BWSb NC VSS VDD VDD VDD VDD VDD VDD VDD VDD VDD VSS A A 5 NC BWSa VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC TDI TMS 6 CE3 CLK VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC A1 A0 7 CEN WE VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS NC TDO TCK 8 ADV/LD OE VSS VDD VDD VDD VDD VDD VDD VDD VDD VDD VSS A A 9 A A VDDQ VDDQ VDDQ VDDQ VDDQ NC VDDQ VDDQ VDDQ VDDQ VDDQ A A 10 A A NC NC NC NC NC NC DQa DQa DQa DQa NC A A 11 A 128M DPa DQa DQa DQa DQa ZZ NC NC NC NC NC NC A Document #: 38-05198 Rev. ** Page 4 of 26 CY7C1371B CY7C1373B Pin Definitions Name A0 A1 A BWSa BWSb BWSc BWSd WE ADV/LD I/O Type InputSynchronous InputSynchronous Description Address inputs used to select one of the 532,288/1,048,576 address locations. Sampled at the rising edge of the CLK. Byte Write Select inputs, active LOW. Qualified with WE to conduct Writes to the SRAM. Sampled on the rising edge of CLK. BWSa controls DQa and DPa, BWSb controls DQb and DPb, BWSc controls DQc and DPc, BWSd controls DQd and DPd. Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a Write sequence. Advance/Load input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address. Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW. Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE2 and CE3 to select/deselect the device. Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE1 and CE3 to select/deselect the device. Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE1 and CE2 to select/deselect the device. Output enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected. Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required. Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by A[X] during the previous clock rise of the Read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, DQa - DQd are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a Write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. DQ a, b, c and d are eight-bits wide. Bidirectional Data Parity I/O lines. Functionally, these signals are identical to DQ[31:0]. During Write sequences, DPa is controlled by BWSa, DPb is controlled by BWSb, DPc is controlled by BWSc, and DPd is controlled by BWSd. DP a, b, c and d are one-bit wide. ZZ "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. Mode input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order. Power supply inputs to the core of the device. Power supply for the I/O circuitry. Ground for the device. Should be connected to ground of the system. Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only). InputSynchronous InputSynchronous CLK CE1 CE2 CE3 OE Input-Clock InputSynchronous InputSynchronous InputSynchronous InputAsynchronous CEN InputSynchronous I/OSynchronous DQa DQb DQc DQd DPa DPb DPc DPd ZZ MODE I/OSynchronous InputAsynchronous Input Pin VDD VDDQ VSS TDO Power Supply I/O Power Supply Ground JTAG serial output Synchronous Document #: 38-05198 Rev. ** Page 5 of 26 CY7C1371B CY7C1373B Pin Definitions Name TDI TMS TCK 32M 64M 128M NC DNU I/O Type JTAG serial input Synchronous Test Mode Select Synchronous JTAG serial clock - Description Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK (BGA only). This pin controls the Test Access Port (TAP) state machine. Sampled on the rising edge of TCK (BGA only) Serial clock to the JTAG circuit (BGA only) No connects. Reserved for address expansion. Pins are not internally connected. - - No connects. Pins are not internally connected. Do not use pins. Burst Read Access The CY7C1371B/CY7C1373B has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence. Single Write Access Write access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) chip enable(s) asserted active, and (3) WE is asserted LOW. The address presented is loaded into the Address register. The Write signals are latched into the Control Logic block. The data lines are automatically three-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQ and DP. On the next clock rise the data presented to DQ and DP (or a subset for byte Write operation) inputs is latched into the device and the Write is complete (see Write Cycle Description table for details). Additional accesses (Read/Write/Deselect) can be initiated on this cycle. The data written during the Write operation is controlled by byte Write Select signals. The CY7C1371B/CY7C1373B provides byte Write capability that is described in the Write Cycle Description table. Asserting the WE input with the selected byte Write Select input will selectively write to only the desired bytes. Bytes not selected during a byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte Write operations. Because the CY7C1371B/CY7C1373B are common I/O devices, data should not be driven into the device while the outputs are active. The OE can be deasserted HIGH before presenting data to the DQ and DP inputs. Doing so will Page 6 of 26 Functional Overview The CY7C1371B/CY7C1373B is a synchronous flow-thru burst NoBL SRAM specifically designed to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (tCDV) is 7.5 ns (117-MHz device). Accesses can be initiated by asserting chip enable(s) (CE1, CE2, CE3 on the TQFP, CE1 on the BGA) active at the rising edge of the clock. If the clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can be either a Read or Write operation, depending on the status of the Write enable (WE). Byte Write Selects can be used to conduct byte Write operations. Write operations are qualified by the WE. All Writes are simplified with on-chip, synchronous, self-timed Write circuitry. A synchronous chip enable (CE1, CE2, and CE3 on the TQFP, CE1 on the BGA) and an asynchronous OE simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation. Single Read Access A Read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and CE3 are ALL asserted active, (3) WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address register and presented to the memory core and control logic. The control logic determines that a Read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the Read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be three-stated immediately. Document #: 38-05198 Rev. ** CY7C1371B CY7C1373B three-state the output drivers. As a safety precaution, DQ and DP are automatically three-stated during the data portion of a Write cycle, regardless of the state of OE. Burst Write Access The CY7C1371B/CY7C1373B has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct BWSa,b,c,d/BWSa,b inputs must be driven in each cycle of the burst Write in order to write the correct bytes of data. Cycle Description Truth Table[1, 2, 3, 4, 5, 6] Operation Deselected Suspend Begin Read Begin Write Burst Read Operation Address Used External - External External Internal CE 1 X 0 0 X CEN 0 1 0 0 0 ADV/ LD 0 X 0 0 1 WE X X 1 0 X BWSX X X X Valid X CLK L-H L-H L-H L-H L-H Comments I/Os three-state following next recognized clock. Clock ignored, all operations suspended. Address latched. Address latched, data presented two valid clocks later. Burst Read operation. Previous access was a Read operation. Addresses incremented internally in conjunction with the state of MODE. Burst Write operation. Previous access was a Write operation. Addresses incremented internally in conjunction with the state of MODE. Bytes written are determined by BWSa,b,c,d/BWSa,b. Burst Write Operation Internal X 0 1 X Valid L-H Interleaved Burst Sequence First Address A[1:0] 00 01 10 11 Second Address A[1:0] 01 00 11 10 Third Address A[1:0] 10 11 00 01 Fourth Address A[1:0] 11 10 01 00 Linear Burst Sequence First Address A[1:0] 00 01 10 11 Second Address A[1:0] 01 10 11 00 Third Address A[1:0] 10 11 00 01 Fourth Address A[1:0] 11 00 01 10 ZZ-Mode Electrical Characteristics Parameter IDDZZ tZZS tZZREC Description Snooze mode standby current Device operation to ZZ ZZ recovery time Test Conditions ZZ > VDD - 0.2V ZZ > VDD - 0.2V ZZ < 0.2V 2tCYC Min. Max. 20 2tCYC Unit mA ns ns Notes: 1. X = "Don't Care," 1 = Logic HIGH, 0 = Logic LOW, CE stands for ALL chip enables. CE = 0 stands for ALL chip enables active. 2. Write is defined by WE and BWSx. BWSx = Valid signifies that the desired byte Write selects are asserted. See Write Cycle Description table for details. 3. The DQ and DP pins are controlled by the current cycle and the OE signal. 4. CEN = 1 inserts wait states. 5. Device will power-up deselected and I/Os in a three-state condition, regardless of OE. 6. OE assumed LOW. Document #: 38-05198 Rev. ** Page 7 of 26 CY7C1371B CY7C1373B Sleep Mode The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tZZREC after the ZZ input returns LOW. Write Cycle Descriptions[1, 2] Function (CY7C1371B) Read Write - No Bytes Written Write Byte 0 - (DQa and DPa) Write Byte 1 - (DQb and DPb) Write Bytes 1, 0 Write Byte 2 - (DQc and DPc) Write Bytes 2, 0 Write Bytes 2, 1 Write Bytes 2, 1, 0 Write Byte 3 - (DQb and DPd) Write Bytes 3, 0 Write Bytes 3, 1 Write Bytes 3, 1, 0 Write Bytes 3, 2 Write Bytes 3, 2, 0 Write Bytes 3, 2, 1 Write All Bytes Function (CY7C1373B) Read Write - No Bytes Written Write Byte 0 - (DQa and DPa) Write Byte 1 - (DQb and DPc) Write Both Bytes WE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WE 1 0 0 0 0 BWSd X 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 BWSc X 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 BWSb x 1 1 0 0 BWSb X 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 BWSa x 1 0 1 0 BWSa X 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 Document #: 38-05198 Rev. ** Page 8 of 26 CY7C1371B CY7C1373B IEEE 1149.1 Serial Boundary Scan (JTAG) The CY7C1371B/CY7C1373B incorporates a serial boundary scan Test Access Port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This port operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 2.5V I/O logic levels. Disabling the JTAG Feature It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device. Test Access Port - Test Clock The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK. Test Mode Select The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level. Test Data In (TDI) The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most-significant bit (MSB) on any register. Test Data Out (TDO) The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (See TAP Controller State diagram). The output changes on the falling edge of TCK. TDO is connected to the least-significant bit (LSB) of any register. Performing a TAP Reset A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state. TAP Registers Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK. Instruction Register Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the TAP Controller Block diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section. When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path. Bypass Register To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed. Boundary Scan Register The boundary scan register is connected to all the I/O pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register, and the x18 configuration has a 51-bit-long register. The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state. It is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring. The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO. Identification (ID) Register The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table. TAP Instruction Set Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below. The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data, or control signals into the SRAM, and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or Page 9 of 26 Document #: 38-05198 Rev. ** CY7C1371B CY7C1373B INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather it performs a capture of the I/O ring when these instructions are executed. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO (during this state, instructions are shifted through the instruction register through the TDI and TDO pins). To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state. EXTEST EXTEST is a mandatory 1149.1 instruction that is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the TAP controller, and therefore this device is not compliant with the 1149.1 standard. The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions: unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state. IDCODE The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state. SAMPLE Z The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state. SAMPLE/PRELOAD SAMPLE/PRELOAD is a 1149.1-mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1 compliant. When the SAMPLE/PRELOAD instructions loaded into the instruction register and the TAP controller in the Capture-DR state, a snapshot of data on the I/O pins is captured in the boundary scan register. The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible. To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (TCS and TCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register. Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins. Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command. Bypass When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. Reserved These instructions are not implemented but are reserved for future use. Do not use these instructions. Document #: 38-05198 Rev. ** Page 10 of 26 CY7C1371B CY7C1373B TAP Controller State Diagram 1 TEST-LOGIC RESET 1 0 TEST-LOGIC/ IDLE 1 SELECT DR-SCAN 0 1 CAPTURE-DR 1 CAPTURE-DR 1 SELECT IR-SCAN 0 0 0 SHIFT-DR 0 SHIFT-IR 0 1 1 EXIT1-DR 1 EXIT1-IR 1 0 0 PAUSE-DR 1 0 EXIT2-DR 1 0 PAUSE-IR 1 0 EXIT2-IR 1 0 UPDATE-DR 1 0 1 UPDATE-IR 0 Note: 7. The 0/1 next to each state represents the value at TMS at the rising edge of TCK. Document #: 38-05198 Rev. ** Page 11 of 26 CY7C1371B CY7C1373B TAP Controller Block Diagram 0 Bypass Register Selection Circuitry TDI Selection Circuitry TDO 2 Instruction Register 1 0 31 30 29 . . 2 1 0 Identification Register x . . . . 2 1 0 Boundary Scan Register TCK TAP Controller TMS TAP Electrical Characteristics Over the Operating Range[8, 9] Parameter VOH1 VOH2 VOL1 VOL2 VIH VIL IX Description Output HIGH Voltage Output HIGH Voltage Output LOW Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Load Current GND VI VDDQ IOH = -4.0 mA IOH = -100 A IOL = 8.0 mA IOL = 100 A 1.7 -0.5 -5 Test Conditions Min. 2.4 VDD - 0.2 0.4 0.2 VDD + 0.3 0.7 5 Max. Unit V V V V V V A Notes: 8. All voltage referenced to Ground. 9. Overshoot: VIH (AC) < VDD + 1.5V for t < tTCYC/2; undershoot: VIL (AC) < 0.5V for t < tTCYC/2; power-up: VIH < 2.6V and VDD < 2.4V and VDDQ < 1.4V for t < 200 ms. Document #: 38-05198 Rev. ** Page 12 of 26 CY7C1371B CY7C1373B TAP AC Switching Characteristics Over the Operating Range[10, 11] Parameter tTCYC tTF tTH tTL tTMSS tTDIS tCS Hold Times tTMSH tTDIH tCH tTDOV tTDOX TMS Hold after TCK Clock Rise TDI Hold after Clock Rise Capture Hold after Clock Rise TCK Clock LOW to TDO Valid TCK Clock HIGH to TDO Invalid 0 10 10 10 20 ns ns ns ns ns TCK Clock Cycle Time TCK Clock Frequency TCK Clock HIGH TCK Clock LOW TMS Set-up to TCK Clock Rise TDI Set-up to TCK Clock Rise Capture Set-up to TCK Rise 40 40 10 10 10 Description Min. 100 10 Max Unit ns MHz ns ns ns ns ns Set-up Times Output Times Notes: 10. tCS and tCH refer to the set-up and hold time requirements of latching data from the boundary scan register. 11. Test conditions are specified using the load in TAP AC test conditions. tR/tF = 1 ns. TAP Timing and Test Conditions 1.25V 50 TDO Z0 = 50 CL = 20 pF 0V ALL INPUT PULSES 3.3V 1.50V (a) GND tTH tTL (b) Test Clock TCK tTMSS Test Mode Select TMS tTDIS Test Data-In TDI Test Data-Out TDO tTDOV tTDIH tTMSH tTCYC tTDOX Document #: 38-05198 Rev. ** Page 13 of 26 CY7C1371B CY7C1373B Identification Register Definitions Instruction Field Revision Number (31:28) Device Depth (27:23) Device Width (22:18) Cypress Device ID (17:12) Cypress JEDEC ID (11:1) ID Register Presence (0) 512K x 36 xxxx 00111 00100 xxxxx 00011100100 1 1M x 18 xxxx 01000 00011 xxxxx 00011100100 1 Description Reserved for version number. Defines depth of SRAM. 512K or 1M Defines with of the SRAM. x36 or x18 Reserved for future use. Allows unique identification of SRAM vendor. Indicate the presence of an ID register. Scan Register Sizes Register Name Instruction Bypass ID Boundary Scan Bit Size (x18) 3 1 32 51 Bit Size (x36) 3 1 32 70 Identification Codes Instruction EXTEST 000 Code Description Captures the I/O ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant. Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation. Captures the I/O contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state. Do Not Use: This instruction is reserved for future use. Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant. Do Not Use. This instruction is reserved for future use. Do Not Use. This instruction is reserved for future use. Places the bypass register between TDI and TDO. This operation does not affect SRAM operation. IDCODE SAMPLE Z RESERVED SAMPLE/PRELOAD 001 010 011 100 RESERVED RESERVED BYPASS 101 110 111 Document #: 38-05198 Rev. ** Page 14 of 26 CY7C1371B CY7C1373B Boundary Scan Order CY7C1371B (512K x 36) Bit # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 Signal Name A A A A A A A DPa DQa DQa DQa DQa DQa DQa DQa DQa NC DQb DQb DQb DQb DQb DQb DQb DQb DPb A A A A ADV/LD OE# CEN# WE# CLK Bump ID 2R 3T 4T 5T 6R 3B 5B 6P 7N 6M 7L 6K 7P 6N 6L 7K 7T 6H 7G 6F 7E 6D 7H 6G 6E 7D 6A 5A 4G 4A 4B 4F 4M 4H 4K Bit # 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 Signal Name CE3 BWSa BWSb BWSc BWSd CE2 CE1 A A DPc DQc DQc DQc DQc DQc DQc DQc DQc SN DQd DQd DQd DQd DQd DQd DQd DQd DPd MODE A A A A A1 A0 Bump ID 6B 5L 5G 3G 3L 2B 4E 3A 2A 2D 1E 2F 1G 1D 1D 2E 2G 1H 5R 2K 1L 2M 1N 2P 1K 2L 2N 1P 3R 2C 3C 5C 6C 4N 4P 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 Bit # Signal Name A A A A A A A DQa DQa DQa DQa NC DQa DQa DQa DQa DPa A A A A A ADV/LD OE CEN WE CLK CE3 BWSa BWSb CE2 CE1 A A DQb CY7C1373B (1M x 18) Bump ID 2R 2T 3T 5T 6R 3B 5B 7P 6N 6L 7K 7T 6H 7G 6F 7E 6D 6T 6A 5A 4G 4A 4B 4F 4M 4H 4K 6B 5L 3G 2B 4E 3A 2A 1D Bit # 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 Signal Name DQb DQb DQb SN DQb DQb DQb DQb DPb MODE A A A A A1 A0 Bump ID 2E 2G 1H 5R 2K 1L 2M 1N 2P 3R 2C 3C 5C 6C 4N 4P Document #: 38-05198 Rev. ** Page 15 of 26 CY7C1371B CY7C1373B Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ..................................... -55C to +150C Ambient Temperature with Power Applied.................................................. -55C to +125C Supply Voltage on VDD Relative to GND.........-0.5V to +4.6V DC Voltage Applied to Outputs in High Z State[13] ....................................-0.5V to VDDQ + 0.5V DC Input Voltage[13] ................................-0.5V to VDDQ + 0.5V Current into Outputs (LOW)......................................... 20 mA Static Discharge Voltage .......................................... >1500V (per MIL-STD-883, Method 3015) Latch-Up Current .................................................... >200 mA Operating Range Range Commercial Industrial Ambient Temperature[12] 0C to +70C -40C to +85C VDD 3.3V -5% / +10% VDDQ 2.5V - 5% 3.3V + 10% Electrical Characteristics Over the Operating Range[14] Parameter VDD VDDQ VOH VOL VIH VIL IX Description Power Supply Voltage I/O Supply Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Load Current Input Current of MODE Input Current of ZZ IOZ IDD Output Leakage Current VDD Operating Supply Input = VSS GND < VI < VDDQ, Output Disabled VDD = Max., IOUT = 0 mA, f = fMAX = 1/tCYC Max. VDD, Device Deselected, VIN > VIH or VIN < VIL f = fMAX = 1/tCYC Max. VDD, Device Deselected, VIN < 0.3V or VIN > VDDQ - 0.3V, f=0 Max. VDD, Device Deselected, or VIN < 0.3V or VIN > VDDQ - 0.3V f = fMAX = 1/tCYC Max. VDD, Device Deselected, VIN > VIH or VIN < VIL, f = 0 8.5-ns cycle, 117 MHz 10-ns cycle, 100 MHz 12-ns cycle, 83 MHz ISB1 Automatic CE Power-Down Current--TTL Inputs Automatic CE Power-Down Current--CMOS Inputs Automatic CE Power-Down Current--CMOS Inputs Automatic CS Power-Down Current--TTL Inputs 8.5-ns cycle, 117 MHz 10-ns cycle, 100 MHz 12-ns cycle, 83 MHz All speed grades GND < VI < VDDQ -30 -30 VDD = Min., IOH = -1.0 mA VDD = Min., IOH = -4.0 mA VDD = Min., IOL = 1.0 mA VDD = Min., IOL = 8.0 mA VDDQ = 2.5V VDDQ = 3.3V VDDQ = 2.5V VDDQ = 3.3V VDDQ = 3.3 V VDDQ = 2.5V VDDQ = 3.3V VDDQ = 2.5V 2 1.7 -0.3 -0.3 0.8 0.7 5 30 30 5 250 225 185 100 90 75 20 Test Conditions Min. 3.135 2.375 2.0 2.4 0.4 0.4 Max. 3.63 3.63 Unit V V V V V V V V V V A A A A mA mA mA mA mA mA mA ISB2 ISB3 8.5-ns cycle, 117 MHz 10-ns cycle, 100 MHz 12-ns cycle, 83 MHz All speeds 90 75 60 50 mA mA mA mA ISB4 Notes: 12. TA is the case temperature. 13. Minimum voltage equals -2.0V for pulse durations of less than 20 ns. 14. The load used for VOH and VOL testing is shown in figure (b) of AC Test Loads. Document #: 38-05198 Rev. ** Page 16 of 26 CY7C1371B CY7C1373B Capacitance[14.] Parameter CIN CCLK CI/O Description Input Capacitance Clock Input Capacitance I/O Capacitance Test Conditions TA = 25C, f = 1 MHz, VDD = VDDQ = 2.5V Max. 3 3 3 Unit pF pF pF AC Test Loads and Waveforms OUTPUT Z0 = 50 RL = 50 VL = 1.5V VDDQ OUTPUT 5 pF R = 317 ALL INPUT PULSES VDD 10% R = 351 GND < 1V/ns 90% [16] 90% 10% < 1V/ns (a) INCLUDING JIG AND SCOPE (b) (c) Thermal Resistance[15] Description 119 BGA 165 FBGA 100-pin TQFP Test Conditions Still Air, soldered on a 114.3 x 101.6 x 1.57 mm3, two-layer board Still Air, soldered on a 4.25 x 1.125 inch, four-layer printed circuit board QJA (Junction to Ambient) 41.54 44.51 25 QJC (Junction to Case) 6.33 2.38 9 Units C/W C/W C/W Notes: 15. Tested initially and after any design or process change that may affect these parameters. 16. Input waveform should have a slew rate of 1 V/ns. Document #: 38-05198 Rev. ** Page 17 of 26 CY7C1371B CY7C1373B Switching Characteristics Over the Operating Range[17] -117 Parameter Clock tCYC tCH tCL Output Times tCO tEOV tDOH tCHZ tCLZ tEOHZ tEOLZ Set-Up Times tAS tDS tCENS tWES tALS tCES Hold Times tAH tDH tCENH tWEH tALH tCEH Address Hold After CLK Rise Data Input Hold After CLK Rise CEN Hold After CLK Rise WE, BWXHold After CLK Rise ADV/LD Hold after CLK Rise Chip Select Hold After CLK Rise 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 ns ns ns ns ns ns Address Set-Up Before CLK Rise Data Input Set-Up Before CLK Rise CEN Set-Up Before CLK Rise WE, BWSx Set-Up Before CLK Rise ADV/LD Set-Up Before CLK Rise Chip Select Set-Up 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 ns ns ns ns ns ns Data Output Valid After CLK Rise OE LOW to Output Valid[15, 18, 20] Data Output Hold After CLK Rise Clock to High-Z[15, 17, 18, 19, 20] Clock to Low-Z[15, 17, 18, 19, 20] OE HIGH to Output High-Z[17, 18, 20] OE LOW to Output Low-Z [17, 18, 20] -100 Min. 10.0 2.5 2.5 7.5 3.4 8.5 3.8 1.5 3.0 3.0 1.3 4.0 4.0 0 0 1.3 1.5 Max. Min. 12.0 3.0 3.0 -83 Max. Unit ns ns ns 10.0 4.2 3.0 4.0 ns ns ns ns ns ns ns Description Clock Cycle Time Clock HIGH Clock LOW Min. 8.5 2.3 2.3 Max. 1.5 1.3 0 Notes: 17. Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/IOH and load capacitance. Shown in (a), (b) and (c) of AC Test Loads. 18. tCHZ, tCLZ, tEOV, tEOLZ, and tEOHZ are specified with AC test conditions shown in part (a) of AC Test Loads. Transition is measured 200 mV from steady-state voltage. 19. At any given voltage and temperature, tEOHZ is less than tEOLZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions. 20. This parameter is sampled and not 100% tested. Document #: 38-05198 Rev. ** Page 18 of 26 CY7C1371B CY7C1373B Switching Waveforms DESELECT Read/Write/Deselect Sequence Read Read Write DESELECT CLK tCENS CEN tCENH tCL tCENS tCENH tCH tCYC tAS ADDRESS RA1 tAH WE and BWSx tWES tWEH WA2 RA3 RA4 WA5 RA6 RA7 tCES CE tCEH tCLZ Data In/Out Device originally deselected tCDV tDOH Q1 Out D2 In tCHZ tCHZ Q3 Out Q4 Out D5 In Q6 Out tDOH Q7 Out The combination of WE and BWSx (x = a, b, c, d) to define a Write cycle (see Write Cycle Description table). CE is the combination of CE1, CE2, and CE3. All chip selects need to be active in order to select the device. Any chip select can deselect the device. RAx stands for Read Address X, WA stands for Write Address X, Dx stands for Data-in X, Qx stands for Data-out X. = Don't Care = Undefined Document #: 38-05198 Rev. ** Page 19 of 26 DESELECT Suspend Read Read Write Read CY7C1371B CY7C1373B Switching Waveforms (continued) Begin Read Burst Read Burst Read Burst Read Begin Read Begin Write Burst Write Burst Write Burst Write Burst Read Burst Read Q3+1 Out Burst Sequences CLK tALS ADV/LD tALH tCL tCH tCYC tAS tAH RA1 WA2 ADDRESS RA3 WE tWES tWEH tWS tWH BWSx tCES tCEH CE tCLZ Data In/Out tDOH Q1 1a Out Q1+1 Out Q1+2 Out tCHZ Q1+3 Out tDS tDH D2 In D2+1 In D2+2 In tCLZ D2+3 In Q3 Out tCDV tCDV Device originally deselected The combination of WE and BWSx (x = a, b, c, d) define a Write cycle (see Write Cycle Description table). CE is the combination of CE1, CE2, and CE3. All chip enables need to be active in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WA stands for Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. CEN held LOW. During burst writes, byte writes can be conducted by asserting the appropriate BWSx input signals. Burst order determined by the state of the MODE input. CEN held LOW. OE held LOW. = Don't Care = Undefined Document #: 38-05198 Rev. ** Page 20 of 26 CY7C1371B CY7C1373B Switching Waveforms (continued) OE Timing OE tEOHZ I/Os Three-state tEOV tEOLZ ZZ Mode Timing [21, 22] CLK CE1 CE2 LOW HIGH CE3 ZZ tZZS IDD IDD(active) tZZREC IDDZZ I/Os Three-state Note: 21. Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device. 22. I/Os are in three-state when exiting ZZ sleep mode. Document #: 38-05198 Rev. ** Page 21 of 26 CY7C1371B CY7C1373B Ordering Information Speed (MHz) 117 Ordering Code CY7C1371B-117AC CY7C1373B-117AC CY7C1371B-117BGC CY7C1373B-117BGC CY7C1371B-117BZC CY7C1373B-117BZC 100 CY7C1371B-100AC CY7C1373B-100AC CY7C1371B-100BGC CY7C1373B-100BGC CY7C1371B-100BZC CY7C1373B-100BZC 83 CY7C1371B-83AC CY7C1373B-83AC CY7C1371B-83BGC CY7C1373B-83BGC CY7C1371B-83BZC CY7C1373B-83BZC 100 CY7C1371B-100AI CY7C1373B-100AI CY7C1371B-100BGI CY7C1373B-100BGI CY7C1371B-100BZI CY7C1373B-100BZI 83 CY7C1371B-83AI CY7C1373B-83AI CY7C1371B-83BGI CY7C1373B-83BGI CY7C1371B-83BZI CY7C1373B-83BZI Shaded areas contain advance information. Package Name A101 BG119 BB165A A101 BG119 BB165A A101 BG119 BB165A A101 BG119 BB165A A101 BG119 BB165A Package Type 100-lead Thin Quad Flat Pack 119 BGA 165 FBGA 100-lead Thin Quad Flat Pack 119 BGA 165 FBGA 100-lead Thin Quad Flat Pack 119 BGA 165 FBGA 100-lead Thin Quad Flat Pack 119 BGA 165 FBGA 100-lead Thin Quad Flat Pack 119 BGA 165 FBGA Operating Range Commercial Industrial Document #: 38-05198 Rev. ** Page 22 of 26 CY7C1371B CY7C1373B Package Diagrams 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101 51-85050-A Document #: 38-05198 Rev. ** Page 23 of 26 CY7C1371B CY7C1373B Package Diagrams (continued) 119-Lead PBGA (14 x 22 x 2.4 mm) BG119 51-85115-*A Document #: 38-05198 Rev. ** Page 24 of 26 CY7C1371B CY7C1373B Package Diagrams (continued) 165-Ball FBGA (13 x 15 x 1.2 mm) BB165A 51-85122-*B ZBT is a registered trademark of IDT. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All products and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-05198 Rev. ** Page 25 of 26 (c) Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C1371B CY7C1373B Revision History Document Title: CY7C1371B/CY7C1373B 512K x 36/1M x 18 Flow-Thru SRAM with NoBLTM Architecture Document Number: 38-05198 REV. ** ECN NO. 112250 ISSUE DATE 03/01/02 ORIG. OF CHANGE DSG DESCRIPTION OF CHANGE Change from Spec number: 38-01071 to 38-05198 Document #: 38-05198 Rev. ** Page 26 of 26 |
Price & Availability of CY7C1371B
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |